Abstract
INTRODUCTION
As we enter the era of exascale computing, energy consumption of large scale parallel systems and data centers has become one of the most significant hindrances for designing highly scalable data intensive applications and larger parallel systems. For instance, recommendations in a recent report from the US Department of Energy suggest the power consumption of an exaflop machine, capable of a 1000-fold performance increase over current petaflop systems, must be constrained to a 10-fold increase in power consumption [1] . This engineering challenge coupled with the high operational costs and system failure rates associated with many-megawatt computing resources has increased the need to consider power and the entangled effects of performance in emergent exascale systems and applications.
Research [2] [3] [4] [5] in high-performance power-aware computing has focused on identifying power saving opportunities in communication phases and applying DVFS [6] (Dynamic Voltage and Frequency Scaling) strategies to these phases to reduce power consumption without sacrificing performance. Fig. 1 depicts the types of controllers used in these techniques to build sophisticated power management software. The focus in previous works has been developing a controller that uses observational data and (in later techniques) predictive data to schedule power states and balance performance. A key limitation of past approaches is a lack of powerperformance policies allowing users to quantitatively bound the effects of power management on the performance of their applications and systems. Existing controllers and predictors use policies fixed by a knowledgeable user to opportunistically save energy and minimize performance impact. While the qualitative effects are often good and the aggressiveness of a controller can be tuned to try to save more or less energy, the quantitative effects of tuning and setting opportunistic policies on performance and power are unknown. In other words, the controller will save energy and minimize performance loss in many cases but we have little understanding of the quantitative effects of controller tuning. This makes setting power-performance policies a manual trial and error process for domain experts and a black art for practitioners. To improve upon past approaches to high-performance power management, we need to quantitatively understand the effects of power and performance at scale.
We use a modeling based approach that captures powerperformance tradeoffs system-wide and at scale. Our basic idea is to apply the concept of iso-efficiency [7] for performance, or the ability to maintain constant per-node performance as a system scales, to power-performance management. We want to create techniques that allow us to quantitatively control and maintain power-performance as systems and applications scale; we thus name our approach iso-energy-efficiency. In conducting this work, we found the first essential step toward controlling for iso-energyefficiency was to create a detailed, sophisticated, accurate model of the effects of performance and power on scaled systems and applications.
The contributions of this work include: • Development of a fine-grained, analytical iso-energyefficiency model that incorporates parallel system components and computational overlap at scale.
• Accuracy analysis and verification of the model on two power-scalable clusters.
• Results from a detailed power-performance scalability analysis of EP, FT and CG from the NAS Parallel Benchmarks [8] , including use of the iso-energyefficiency model to bound and maintain system energy efficiency at scale.
To the best of our knowledge, this is the first systemlevel, scalable, analytical model of both power and performance on real systems and applications. We begin the succeeding discussions with some related work followed by an overview of the model. Next, we show validation and results using the model to perform scalability analysis of the NAS Parallel Benchmarks. Lastly, we show full derivation of the model and its parameters and conclusions.
II. RELATED WORK

A. Isoefficiency
According to Amdahl's law [9] , speedup for parallel systems is limited by the amount of parallelism inherent in the application. This law characterizes the performance impact of parallelism. Though there are several other alternative viewpoints on speedup, the most relevant to our work is that of Grama et al [7] who proposed a formal performance isoefficiency function describing how ideally performance efficiency will remain constant relative to the smallest node configuration. For a fixed problem size, Fig. 2a and 2b show the performance efficiency curves for FT and CG. FT scales reasonably well while CG drops off at 16 CPUs then recovers relative to the ideal case due to longer networking time caused by the fat-tree networking topology in our SystemG's Infiniband setup (see section IV-A. All the results and parameters in this paper are obtained from real systems). There are a plethora of performance analysis tools and techniques available to help us interpret and understand an application's scalability. These analyses may suggest any number of root causes that can be addressed to improve isoefficiency.
In contrast, just measuring energy use is challenging for non experts. Fig. 2a and 2b show the energy efficiency for FT and CG. Moreover, even though the energy efficiency (or lack thereof) in these applications is obvious as they scale, there are few tools currently available to explain the observed energy efficiency. Being able to identify the root cause of energy inefficiency would allow us to improve system and application efficiency more in line with the ideal isoefficient case. However, analyzing and potentially predicting energy efficiency is exceedingly difficult since we must identify and isolate the interacting effects of power and performance. For example, changing the power settings on a processor using DVFS affects performance which in turn potentially affects the length of time an application takes to complete which is key to its overall energy usage.
B. Parallel performance models
There has been extensive research conducted on performance speedup and scalability of parallel applications in high performance computing. As mentioned, Amdahl's law [9] introduced the concept that the speedup is limited by the fraction of the workload that can be computed in parallel. Grama et al [7, 10] formally defined isoefficiency as discussed. The fixed-time speedup model [11] , memorybounded speedup model [12] , and other related studies [13, 14] all extend Amdahl's law in unique ways. However, all of these approaches focus on performance and ignore both energy consumption and the performance effects of power management.
C. Energy efficiency in HPC
Several high-profile efforts such as the TOP500 List [15], the Green500 List [16] , the SPECPower benchmark [17] , and power-performance evaluation of the HPCC benchmarks [18, 19] have elevated the interest in energy efficiency for high-end systems and servers. Number of CPUs
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Ge et al proposed the PowerPack [20] framework for measuring correlated power and performance data on large scale systems and we use this framework to collect the results presented. Early work to improve the efficiency of high-end systems [3] [4] [5] used various DVFS scheduling strategies to gain significant energy savings under performance constraints. Similarly, Freeh et al [2, 5, 21] studied energy-performance tradeoffs for MPI applications.
Our proposed iso-energy-efficiency model analyzes and predicts the combined effects of performance and power on scalable systems. The policy module highlighted in Fig. 1 is a practical application of improved understanding of the power-performance tradeoffs and contrasts our work with approaches to energy efficiency in HPC which have historically focused on improving controllers and predictors. The iso-energy-efficiency approach will improve our understanding of power-performance to quantitatively bound the impact of power management on performance.
D. Energy modelling
The power-aware speedup model proposed by Ge and Cameron [22] is a generalization of Amdahl's Law for energy. While this model accurately captures some of the effects of energy management on speedup, it provides little insight to the root cause of poor power-performance scalability. In contrast, the iso-energy-efficiency model generally predicts energy consumption as the system scales up allowing direct analysis and comparison of the tradeoffs between various model parameters.
There have been several related architecture level simulation works such as Wattch [23] , SimplePower [24] and SoftWatt [25] . These techniques address a similar problem but typically in the context of computer architecture as opposed to computer systems that include processor, memory, and on-chip and off-chip behaviors of an application. These simulators are also execution-driven using compiled code to execute and evaluate through simulation; whereas our model is strictly analytical (and thus more scalable to large systems) while incorporating online parameters.
The Energy Resource Efficiency (ERE) metric proposed by Jiang et al [26] defines a link between performance and energy variations in a system to clearly highlight the various performance-energy tradeoffs. As with other models that identify energy efficiency, this model analyzes at a very high-level and does not identify causal relationships with poor metric results.
The energy model proposed by Ding et al [27] uses circuit-level simulation to analyze power-performance tradeoffs. While this model shows promise for circuit-level design, it is too unwieldy for use in analyzing existing largescale power-scalable clusters. The model also makes a number of simplifying assumptions such as homogenous workloads and no computational overlap making it less practical for modeling real systems.
III. ISO-ENERGY-EFFICIENCY MODEL
Here we briefly describe the iso-energy-efficiency model for evaluating the power-performance tradeoffs of parallel applications and systems. The derivation of the model is described in detail in Section VI. Tables 1 and 2 provide a summary of all model parameters.
Let be the total energy consumption of sequential execution and be the total energy consumption of parallel execution for a given application on p parallel processors. Let represent the additional energy overhead required for parallel execution: 
We now define iso-energy-efficiency (EE) as:
Let EEF= be the energy efficiency factor (EEF). EEF is the ratio of parallel energy overhead to the energy of an application running sequentially. An application with a large EEF has low energy efficiency, and vice versa. Effective use of the iso-energy-efficiency model (EE) requires accurate estimation of the EEF. We can more accurately estimate EEF using the following equation:
EE then becomes:
Equations (3) and (4) form the basis for computing isoenergy-efficiency. The challenge is to capture each of the parameters used in these equations for a given application and system combination. Tables 1 and 2 show the model parameters used to calculate EEF and EE, which can be classified as either machine-dependent or application-dependent. The machinedependent variable vector can be described as a function of frequency (i.e. computational speed) and workload bandwidth (i.e. computational throughput) of the hardware:
The application-dependent variable vector can be described as a function of the amount of parallelism available and the workload for the application:
Section VI provides details describing and motivating the use of these parameters. The reader may skip to this section to learn more about the iso-energy-efficiency model derivation or continue to the next two sections where we validate the iso-energy-efficiency model and demonstrate its usefulness for evaluating parallel power-performance efficiency.
IV. TEST ENVIRONMENT AND MODEL VALIDATION
A. Test Environment
We use two different power-aware clusters to conduct our experiments: SystemG and Dori. The SystemG 22.8 TFLOPS supercomputer provides a research platform for development of high-performance software tools and applications at scale. It utilizes 325 Mac Pro computer nodes and each node has two 4-core 2.8 GHz Intel Xeon Processors. Each node has an 8 GB RAM and each core has a 6 MB cache. SystemG is equipped with Mellanox 40Gbytes/sec end to end InfiniBand adapters and switches which dramatically increases the transmission bandwidth and reduce the latency. Since G stands for 'green", SystemG is a power-scalable system and has over 10,000 power and thermal sensors. DVFS, concurrency throttling and dynamic thermal monitoring are enabled. Intelligent Power Distribution Units (Dominion PX) are attached to adjacent machines so users can dynamically profile power consumption of controlled machines or remotely turn on/off nodes, etc.
The Dori system is composed of 8 nodes and each node contains dual core AMD Opteron Processors. Each node has 6 GB RAM and each core has 1 MB cache. Dori is equipped with 1 Gbytes/sec Ethernet and switches.
PowerPack 2.0 [18, 20] , designed and implemented by the SCAPE Laboratory at Virginia Tech, is a framework for power/energy profiling, analysis and prediction of parallel applications and systems. The PowerPack infrastructure is composed of both hardware and software components: the hardware is responsible for accurate and reliable direct measurement of both system-wide and component level power consumption and the software automatically collects processes and synchronizes power data with system load. We used the PowerPack toolkit for all of the power and performance measurements obtained herein on both clusters.
The NAS Parallel Benchmarks consist of 5 kernels and 3 pseudo-applications that mimic the computation and data movement characteristics of large scale CFD applications which are widely used in HPC community. We validate the proposed model on both systems for the NAS Parallel Benchmarks. We conducted scalability studies for three benchmark suites (FT, CG, EP) on SystemG.
B. Model Validation
To validate the iso-energy-efficiency model, we need to verify the correctness of the model on single and parallel processor configurations. We vigorously measure and derive the parameters from Tables 1 and 2 ; namely the machine and application dependent parameters.
For the machine-dependent parameters, we built a tool using the Perfmon API from UT-Knoxville to automatically measure the average (time per on-chip computation instruction) derived as . We use the lat_mem_rd function from the LMbench microbenchmark [29] to estimate memory costs . are obtained by using the MPPTest tool [30] for both the InfiniBand [31] and Ethernet interconnects in the two clusters. In addition, , ∆ ∆ can be obtained by using PowerPack [20] . We did not include disk I/O in our estimations for our energy efficiency model because the applications we tested are not disk intensive. We leave this to future work. For completeness, though it is not used in the current study, we were able to estimate by using the Linux pseudo file /proc/stat.
For the application-dependent parame workload and overhead model for each analyzing the algorithm and measuring the for each application. We use Perfmon t workload parameter, , , , and [32] performance tool from the Universit measure M and B. Fig. 3 Fig. 4 shows the average error rate of applications on SystemG under diffe parallelism using the InfiniBand interconn show good accuracy. Upon detailed analys higher errors (8.31%) found with CG were current CG memory model is based on an program and its memory behavior across platforms; 2) Our measurements show that workload decreases substantially while sc SystemG system. This appears due to the fac both temporal and spatial locality as a Improving the accuracy for CG is the subjec Based on the accuracy results for bo Dori clusters, we conclude that our iso-e model performs well on different network infrastructures and can predict total consumption with an average of 5% predict parallel applications with various communication patterns. We assume power is proportional to Next, we model application-depe smaller system:
Except for , all of these variables i performance model and can be de problem size, n, and the level of par could be described as unordered and radix-2 binary Transform. With all parameters acc for Equations (3) and (4). (Note: Sp Equations (13), (15), (18) , and (2 section.) We can then project the value of p to predict the power-pe tradeoffs of large scale systems. 
B. Scalability studies for NAS Parallel Benchmark suites
In this section, we analyze the power-performance characteristics of FT, EP and CG using the iso-energyefficiency approach. We isolate power-performance efficiency problems and use the model findings to tune parameters such as problem size, n, CPU clock frequency, f, and level of parallelism, p to improve efficiency.
In each case, we use the methods described in the previous sections to obtain model parameters and build our model from measurements on a smaller system. Once we've identified estimates for ( , ) and ( , ) vectors, we build EE and EEF as described in Equations (3) and (4). In the rest of this section, all the parameterizations are obtained for the SystemG cluster though the same methodology can be applied to other platforms (Our model uses multiple hardware counters to estimate on-off chip workload pattern and execution time. We use the Pairwise exchange/Hockney model [33, 34] to estimate the MPI_Alltoall operations required to solve for EE and EEF. (Note: This replaces the general approach to communication estimation described by Equation (17) in section VI.) By analyzing the FT's Alltoall communication algorithm on the architecture of the SystemG cluster, we found the Pairwise exchange/Hockney model appropriate and accurate in our validation testing. The time duration for this implementation is described as follows:
In the equation above, is the message size, ( ) is message start up time, and ( ) is the transmission time. For details, please refer to the original paper [33] . We use our own measuring tools, MPPTest and the PowerPack framework to obtain the machine dependent parameters: In the equation above, for simplicity, we set γ=2 based on our Testbed SystemG. We analyze FT and measure the actual workload by observing on-chip executing instructions, L1, L2 cache misses, main memory accesses and total instructions using Perfmon to obtain:
, , , , = (0.86, 1.06 10 n, 9.49n, 4.46 10 , -0.73 ,
22, )
We then solve for :
.
,
And thus for we obtain: = .
. Fig. 5 plots EE with a fixed workload size n. We can see the level of parallelism, p, most affects changes in energy efficiency versus frequency (or DVFS power states). In fact, for this code, frequency f has little impact on energy efficiency. FT is dominated by all-to-all communications and synchronizations which makes it less likely to be influenced by changes in CPU frequency. As the number of processors scales, the effects of CPU clock frequency on onchip workload diminish eventually while the increasing effects of parallel overhead and memory dominate. Thus, for fixed workloads on FT, increasing p will dramatically decrease the energy efficiency and scaling down the operating frequency will conserve power without reducing the overall system-wide energy efficiency.
Energy efficiency
(GHz) Figure 6 . 3D plot of , assume constant frequency f=2.8GHz with p and n as variables. Fig. 6 illustrates when frequency fixes to 2.8GHz since frequency does not affect energy efficiency. We can see p still dominates the variance of energy efficiency. It is also obvious that increasing the problem size, n, does enhance the energy efficiency.
2) EP
In parallel computing, an embarrassingly parallel (EP) workload has little inter-processor communication between parallel processes. EP in the NPB benchmarks generates pairs of Gaussian random deviates using Marsaglia polar method. It separates tasks with little or no overhead. Results of EP can also be considered as a reference of peak performance of a given machine. We use our measuring tools, MPPTest and the PowerPack framework to obtain the machine dependent parameters: Since communication in embarrassingly parallel is trivial, we simply set M and B to zero in V app EP ( , ) .
Thus, from Equation (19), we have : 
3) CG
The NAS CG benchmark evaluates a parallel system's computation and communication performance. It uses the conjugate gradient method to find out the smallest eigenvalue of a large, sparse matrix. It solves a sparse linear algebra problem which is common to scientific applications on large-scale systems. We first obtain the machinedepended parameters using the previous methods: For the application-dependent parameters we obtain: 
From
, we plot the relationships between level of parallelism, p, problem size, n and frequency, f. In Fig. 8 , we first fix the frequency f at 2.8 GHz to examine the relation between p and n. We notice that the energy efficiency decreases as p increases. However, increasing the workload size, n, will improve the energy efficiency.
Fixing the workload size n, we next observe the relationship between p and f. Fig. 9 shows energy efficiency declines with increase in the level of parallelism. In contract to EP, the energy efficiency increases with CPU frequency. Digging further to examine the energy overhead and energy consumption of , we observe both increase when frequency increases. However, the decreases while frequency increases because increases faster than . In this strong scaling case, users can scale the frequency up using DVFS to achieve better energy efficiency. Also, compared to FT (see Fig. 5 ), the effects of frequency have more impact on the on-chip workload of CG than FT as p scales due to a lower communication to computation ratio.
4) Discussion of , ∆ , ∆ We classify , ∆ and ∆ into machinedependent variables because their behaviors are highly related to Chip's [6] and frequency, f. However, they are not only affected by machine architecture but also affected by traits of application. The execution pattern of an application could also affect the power consumption during execution. For simplicity, we assume they are only affected by hardware. From Kim, et al [35] , we assume power is proportional to ( ≥1). Different hardware architecture could result in different value.
5) Discussion of the effect of the level of parallelism, p
We can rewrite Equation (16) as follows to see the relation between and p when the workload is evenly divided among processers (homogeneous workload):
Thus, is ( ) (k 1 ). Generally speaking, more parallelization will incur lower energy efficiency. In this case, the application's tasks among all nodes require extra computation, memory accesses and communication efforts to coordinate with each other to complete the job. We observe this phenomenon in FT and CG. In contrast, EP incurs almost no overhead and energy efficiency doesn't decrease significantly with the increase of the levels of parallelization.
6) Discussion of problem size n. Problem size is a dominant factor affecting energy efficiency. The EE for applications FT and CG improve if the problem size scales. However, increasing problem size does not necessarily improve energy efficiency as in the case of energy efficiency for EP.
7) Discussion of frequency, f
Decreasing frequency can either increase or decrease energy efficiency. For EP and FT, we observed no energy efficiency improvements for parallel execution when we adjust to low frequency. However, in the case of CG, we found that higher frequencies can improve energy efficiency because the memory overhead value decreases while system scales up.
VI. MODEL DETAILED DERIVATION
In this section we describe the details for deriving the iso-energy-efficiency model first presented in Section III.
A. Performance Model
At the system level, the theoretical sequential execution time for an on-chip/off-chip workload comprises three components [36, 37] : computation time (with on-chip instruction execution frequency), main memory access latency , and I/O access time (with off-chip instruction execution frequency). Thus the theoretical execution time can be expressed as:
Since optimization techniques could raise various levels of overlap between components [38] , we multiply T by a corrector factor (0 1):
is the actual execution time.
(GHz)
Energy efficiency
B. Energy Model for one and p parallel pro
When executing a parallel applicatio consumption can be divided into four pa energy, main memory access energy, energy, , and other system components such as motherboard, system and CPU fan etc. Thus, we have total energy E [20] :
The first three parts of this equation separated into two energy states: running sta For example, can be divided into Thus, we can deduce total energy E as [18, 2 = From (6) and (8),
Where is the total computation tim total memory access time and is the time.
Equation (9) seems quite cumbersome intuitive:
is the total energy an idle-state system during an application's ∆ is the additional energy used whil is performing computation. Similarly, ∆ are the additional energy c conducting main memory and I/O accesses. 
C. Energy Model for A Single Proc
Equations (10) and (12) are the k performance model and iso-energy paper. Let us apply these to Section III. When an application processor, there are no messages ex in (10 
the Dori system with niBand), the difference not significant so we ) in (11): [33] . Communication overhead modeling varies depending on application and network infrastructure. Equation (17) is a general approach and specific parameterization for network modeling is applied for each application (see FT example in Section V).
So that can be expressed as:
E. Energy Efficiency Factor (EEF)
Using the Equations (13) and (18), we can formulate the Energy Efficiency Factor (EEF) more accurately, , are the main factors affecting these parameters. For the time parameters, is . can be also described as functions of .
Only is related with the network bandwidth. From Kim et al [6, 35] :
We can assume , ∆ , ∆ , are also functions of . Here we assume power is proportional to (γ≥1). We use the correlation between power and frequency in our energy model to predict total energy consumption and energy efficiency of large scale parallel system. From Equations (2) and (19), the iso-energy-efficiency model for parallel applications can be defined as:
In equation (21), EEF is a combination of machine and application dependent parameters. To maximize the system energy efficiency, we need to keep EEF as small as possible by scaling characteristics such as degree of parallelism, workload, processor frequencies and network bandwidth.
F. Corrector factor
Accurately capturing performance characteristics is critical to a model of iso-energy-efficiency. Early on in our attempt to create an iso-energy-efficiency model we realized computational overlap, or the ability to conduct computations while waiting on memory or communication delays, could not be ignored since they can reduce execution time dramatically [38] . The amount of overlap varies with an application, the underlying machine architecture, and compiler settings. For example, an application code may have computation time ( ) , memory access time ( ) and network transmitting time ( ) . Without optimization, the theoretical total execution time is ( ); however, the actual time is smaller.
In addition to the overlaps described above, extra costs such as parallel overhead data transmission between nodes, synchronization overhead due to load imbalance and serialization, and the unexpected extra computation overhead caused by parallel scheme and task assignment also contribute as parts of inaccuracy of modeling performance. Thus we propose a comprehensive corrector factor, α, to capture the effects above and help adjust the time obtained by model to actual execution time. For simplicity, we estimate α as:
For parallel applications, we found empirically for the applications studied that an application using the same compiler settings has the same α value under different levels of parallelism. However, different applications could have different α due to different execution patterns. In addition, same applications running on different machines also have different α values because of diverse underlying architectures.
VII. CONCLUSIONS AND FUTURE WORK
In this paper, we present a system level energy efficiency model for various parallel applications and large scale parallel system architectures. We extend the concept of performance isoefficiency to iso-energy-efficiency and show how to build an accurate system level energy efficiency model step by step. Then we apply our analytical model to real scientific applications from NAS Parallel Benchmark suites and illustrate how to derive essential model parameters to predict total system energy consumption and efficiency for large scaling parallel systems. After a thorough and detailed investigation of machine and application dependent parameters which have nontrivial impact on system energy efficiency, we apply the model to three scientific benchmarks representing different execution patterns to study what the influential factors are for system energy efficiency and how to scale them to maintain efficiency. The results conducted on two power-aware clusters show that our model can predict total system energy consumption within average 5% prediction error rate for parallel applications with various execution and communication patterns. And also, in the case study experiments, the results clearly show what the most influential factors are and how these factors can be tuned to maintain energy efficiency. Currently, all of the system parameters in the model are achieved automatically. However, some of the algorithmic/application parameters require direct observation and investigation. With the aid of software tool such as Prophesy toolkit [40] from Texas A&M, we plan to combine current individual components into a single component and more user-friendly tool. Also, we are currently applying this model to GPGPUbased heterogeneous cluster [41] as the subject of a future paper.
